



13/5236020


PCT / 1803/04539



14 OCT 2003

The Patent Office
Concept House
Cardiff Road
Newport
South Wales
NP10 8QQ

**PRIORITY
DOCUMENT**
SUBMITTED OR TRANSMITTED IN
COMPLIANCE WITH RULE 17.1(a) OR (b)



I, the undersigned, being an officer duly authorised in accordance with Section 74(1) and (4) of the Deregulation & Contracting Out Act 1994, to sign and issue certificates on behalf of the Comptroller-General, hereby certify that annexed hereto is a true copy of the documents as originally filed in connection with the patent application identified therein.

In accordance with the Patents (Companies Re-registration) Rules 1982, if a company named in this certificate and any accompanying documents has re-registered under the Companies Act 1980 with the same name as that with which it was registered immediately before re-registration save for the substitution as, or inclusion as, the last part of the name of the words "public limited company" or their equivalents in Welsh, references to the name of the company in this certificate and any accompanying documents shall be treated as references to the name with which it is so re-registered.

In accordance with the rules, the words "public limited company" may be replaced by p.l.c., plc, P.L.C. or PLC.

Re-registration under the Companies Act does not constitute a new legal entity but merely subjects the company to certain additional company law rules.


Signed

Dated 15 July 2003

Hebeher

BEST AVAILABLE COPY

Request for grant of a patent
(See notes on the back of this form. You can also get an explanatory leaflet from the Patent Office to help you fill in this form)



The Patent Office
Cardiff Road
Newport
Gwent NP10 8QQ

1. Your reference

2. Patent application number
(The Patent Office will fill in this part)

0225205.4

30 OCT 2002

3. Full name, address and postcode of the or of each applicant (underline all surnames)

KONINKLIJKE PHILIPS ELECTRONICS N.V.
GROENEWOODSEWEG 1
5621 BA EINDHOVEN
THE NETHERLANDS
07419294001

Patents ADP Number (if you know it)

If the applicant is a corporate body, give the country/state of its incorporation

THE NETHERLANDS

4. Title of the invention

THIN FILM TRANSISTORS AND METHODS OF MANUFACTURE THEREOF

5. Name of your agent (if you have one)

"Address for service" in the United Kingdom to which all correspondence should be sent (including the postcode)

Philips Intellectual Property & Standards
Cross Oak Lane
Redhill
Surrey RH1 5HA

Patents ADP number (if you know it)

08359655001

6. If you are declaring priority from one or more earlier patent applications, give the country and the date of filing of the or of each of these earlier applications and (if you know it) the or each application number

Country Priority Application number Date of filing

7. If this application is divided or otherwise derived from an earlier UK application, give the number and the filing date of the earlier application

Number of earlier application Date of filing (day/month/year)

8. Is a statement of inventorship and of right to grant of a patent required in support of this request? (Answer "Yes" if:

YES

- a) any applicant named in part 3 is not an inventor, or
- b) there is an inventor who is not named as an applicant, or
- c) any named applicant is a corporate body.

See note (d))

Patents Form 1/77

9. Enter the number of sheets for any of the following items you are filing with this form.
Do not count copies of the same document.

Continuation sheets of this form

Description	8
Claims(s)	3
Abstract	1
Drawings	4



10. If you are also filing any of the following, state how many against each item:

Priority Documents

Translations of priority documents

Statement of inventorship and right

to grant of a patent (*Patents Form 7/77*)

Request for preliminary examination and

search (*Patents Form 9/77*)

Request for substantive examination


(*Patents Form 10/77*)

Any other documents

(Please specify)

11. I/We request the grant of a patent on the basis of this application.

Signature



Date 29 OCT 2002

D J SHARROCK

12. Name and daytime telephone number of person to contact in the United Kingdom

01293 81 5399

D J SHARROCK

Warning

After an application for a patent has been filed, the Comptroller of the Patent Office will consider whether publication or communication of the invention should be prohibited or restricted under Section 22 of the Patents Act 1977. You will be informed if it is necessary to prohibit or restrict your invention in this way. Furthermore, if you live in the United Kingdom, Section 23 of the Patents Act 1977 stops you from applying for a patent abroad without first getting written permission from the Patent Office unless an application has been filed at least 6 weeks beforehand in the United Kingdom for a patent for the same invention and either no direction prohibiting publication or communication has been given, or any such direction has been revoked.

Notes

- a) If you need help to fill in this form or you have any questions, please contact the Patent Office on 0645 500505.
- b) Write your answers in capital letters using black ink or you may type them.
- c) If there is not enough space for all the relevant details on any part of this form, please continue on a separate sheet of paper and write "see continuation sheet" in the relevant part(s). Any continuation sheet should be attached to this form.
- d) If you have answered "Yes" Patents Form 7/77 will need to be filed.
- e) Once you have filled in the form you must remember to sign and date it.

DESCRIPTION

THIN FILM TRANSISTORS AND METHODS OF MANUFACTURE THEREOF

5 This invention relates to a thin film transistor (TFT), which may be used for example in an active matrix liquid crystal display (AMLCD) or other flat panel display.

10 As well known in the art, TFTs are employed in AMLCDs and other flat panel displays to control the state of each pixel of the display. They may be fabricated on inexpensive insulating substrates such as glass or plastics material, utilising polycrystalline semiconductor films, as described for example in United States Patent US-A-5 130 829.

15 A conventional TFT comprises of an insulating layer such as silicon dioxide, with a polysilicon channel formed on the silicon dioxide layer, extending between heavily doped source and drain regions. The polysilicon layer may be formed from a layer of amorphous silicon by an annealing process, which may be performed using a excimer laser, as described in J. Appl. Phys. 82 (8) 15 Oct 97 S.D.Brotherton, D.J.McCulloch et al. The channel 20 is overlaid by an insulating layer which in turn is overlaid by a gate region. The heavily doped source and drain regions may be produced by ion implantation in the polysilicon layer, using the gate as a mask so as to achieve a self aligned structure.

25 A problem with this conventional arrangement is that a hot carrier instability can occur at high drain bias e.g. >10v, which can degrade performance of the TFT particularly in a AMLCD in which such voltages are commonly used. Also, leakage current may occur in the off state of the transistor due to defects at the region of the polysilicon channel and the heavily doped drain region. The defects may also reduce channel mobilities in 30 the on state of the transistor.

It has been proposed to address these issues by including a lightly doped drain (LDD) region between the undoped polysilicon channel and the

heavily doped drain region in order to relieve the drain field. US-A-5786241 discloses a polysilicon channel TFT with a LDD region between the undoped polysilicon channel under the gate and the heavily doped drain region. A corresponding lightly doped region is also formed between the heavily doped 5 source and the undoped channel. The LDD regions reduce the peak field and reduce the leakage current in the off state. The LDD regions are fabricated by lightly doping by ion implantation using the gate as a mask. Spacer regions of undoped insulating silicon dioxide are then formed on opposite sides of the gate and then the polysilicon layer is heavily doped by ion implantation using 10 both the gate and the spacers as the mask, with the result that LDD regions are formed under the spacer regions between the heavily doped source and drain regions and the undoped channel under the gate.

A disadvantage of these LDD regions is that they deleteriously affect the channel current in the on state.

15 It has also been proposed to arrange the gate of a TFT so that it overlaps the LDD regions to provide gate overlapped LDD or GOLDD regions. The gate applies a field to the LDD regions as a result of the overlapping configuration, which has the advantage of reducing their resistance in the on state of the transistor. Reference is directed to "The Technology and 20 Application of Laser Crystallised Poly-Si TFTs", S.D. Brotherton, J.R. Ayres et al, Electrochemical Soc. Proc. Vol. 98-22 (1998) pp. 25-43. This discusses the characteristics of GOLDD TFTs and proposes that the fabrication of the GOLDD regions is carried out by firstly forming the LDD regions in the channel of the TFT and then overlying the gate to form the GOLDD configuration.

25 The present invention provides a TFT which has a GOLDD regions that can be fabricated by self-aligned (SA) techniques.

According to the invention there is provided a TFT comprising a polycrystalline silicon channel extending between a source and drain, a gate 30 overlying the channel, and of a thickness to define an upstanding gate side wall, an LDD region, and a spacer overlying the LDD region, wherein the

spacer comprises a conductive region that both overlies the LDD region and extends along the upstanding gate side wall.

Preferably, the conductive region comprises a layer that is thinner than the thickness of the gate and has a first portion overlying the LDD region and a 5 second portion extending along the upstanding side wall of the gate.

The invention also includes a method of fabricating a polycrystalline silicon channel TFT with a gate overlying the channel, having an upstanding gate side wall, the method comprising:

(a) providing a gate separated from a polycrystalline silicon layer by an 10 insulating layer;

(b) implanting a dopant into the polycrystalline silicon layer using the gate as a mask;

(c) forming a spacer after step (b) adjacent to the gate that comprises a 15 conductive region which overlies the polycrystalline silicon layer and extends along the gate side wall; and

(d) implanting a dopant into the polycrystalline silicon layer using the gate and the spacer as a mask to form a source or drain region, such that the spacer overlies an LDD region in the polycrystalline silicon layer between the source or drain region and the channel.

20 The spacer may be formed by depositing a layer of conductive material over the channel and the gate, and selectively etching the deposited layer of conductive material to form the spacer with a first portion overlying the channel and a second portion extending along on the side wall of the gate. The deposited layer may have a thickness which is less than that of the gate. It 25 may be a non-conformal layer of conductive material. In a preferred embodiment, it comprises a metallic layer deposited by sputtering.

The selective etching of the conductive layer may be carried out by forming a fillet overlying the first portion thereof, and selectively etching the layer where not protected by the fillet.

30 A further layer, which may be a conformal Si containing layer, may be deposited on said conductive layer, for example by PECVD, and selectively etched to form the fillet.

In order that the invention may be more fully understood, the prior art and embodiments of the invention will now be described with reference to the accompanying drawings in which:

5 Figure 1 is a schematic illustration of a known AMLCD incorporating TFTs;

Figure 2 is a schematic cross-sectional view of a TFT in accordance with an embodiment of the invention; and

10 Figures 3A-3G are schematic cross-sectional views of process steps carried out in order to fabricate the TFT illustrated in Fig. 2

Referring to Figure 1, an AMLCD panel comprises a planar support 1 that may be optically transparent, on which an active switching matrix of LCD pixels P is provided, in a manner well known per se in the art. The pixels P_{x,y} 15 are arranged in a rectangular x, y array and are operated by x and y driver circuits D1, D2.

Considering the pixel P_{0,0} by way of example, it includes a liquid crystal display element L_{0,0} which is switched between different optical transmisivities by means of TFT_{0,0} that has its gate connected to drive line x₀ and its source 20 coupled to driver line y₀. The drain of the TFT is connected to the display element L_{0,0} and by applying suitable voltages to the lines x₀, y₀ transistor TFT_{0,0} can be switched on and off and thereby control the operation of the LCD element L_{0,0}. It will be understood that each of the pixels P of the display 25 is of a similar construction and that the pixels can be scanned row by row on operation of the x and y driver circuits D1, D2 in a manner well known per se.

Figure 2 illustrates a TFT in accordance with the invention, which may be used in an AMLCD of the configuration shown in Figure 1. The TFT is shown in section, formed on the glass or plastics substrate 1, and comprises a layer 2 of silicon nitride, formed by PECVD, overlaid by a layer 3 of silicon dioxide, also deposited by PECVD in the manner well known in the art.

The TFT has a channel 11 formed in a layer 4 of polysilicon, deposited initially as amorphous silicon and then annealed into a polycrystalline form,

which is heavily n⁺ doped to form source and drain regions 5, 6, that have metal ohmic contacts 7, 8. The polycrystalline layer 4 is overlaid by a silicon dioxide layer 9 which itself is overlaid by a conductive gate region 10 which may be formed of a metal such as Al or Ti or an alloy thereof such as Al(1%Ti) 5 alloy.

The polysilicon layer 4 includes an undoped channel region 11 underlying the gate 9 together with LDD regions 12a, 12b that are n⁻ doped, between the heavily doped n⁺ regions 5, 6 and the undoped region 11.

Spacer regions 13, 14 overlie the LDD regions 12a, 12b. The spacer 10 regions 13, 14 are made of an electrically conductive material, a metal in this example, deposited in a layer that extends along both the oxide layer 9 above the LDD regions 12a, 12b and also along upstanding side walls, 15, 16 of the gate 10. Thus, as shown in Figure 2, the spacer regions include first portions 15, 16 of the gate 10 and second portions 13b, 14b that extend along the surface of the 15 insulating oxide layer 9, so as to overlie the LDD regions 12a, 12b. Fillets 17 of material such as n⁺ Si or silicon dioxide overlie the spacer regions 13b, 14b. The entire device is covered by an insulating layer 18 of silicon dioxide.

A method of fabricating the device of Figure 2 will now be described in 20 more detail with reference to Figure 3. Referring to Figure 3A, the glass substrate 1 is prepared by depositing a layer of silicon nitride 2 by conventional PECVD techniques to a thickness of 100nm. Thereafter, a layer of silicon dioxide is grown to a thickness of 300-400nm.

Then, layer 4 of amorphous silicon is deposited by PECVD to a 25 thickness of 40nm. The amorphous silicon layer 4 is annealed, for example by an excimer laser so that the layer 4 is converted into polysilicon. Thereafter, a silicon dioxide layer 5 is grown to a thickness of 40-150nm. For further details reference is directed to J. Appl. Phys. 82 (8) 15 Oct 97 S.D.Brotherton, D.J.McCulloch et al.

30 Thereafter, a metallic layer is deposited to a thickness t of 0.5-1 μ m by sputter deposition. The resulting metallic layer is then patterned using

conventional photolithographic and etching techniques to define the gate region 10 as shown in Figure 3A.

Referring to Figure 3B, the gate region 10 is used as a mask to allow a relatively low intensity of dopant to be deposited in the layer 4, for the purpose 5 of forming the LDD regions 12a, 12b. The region of layer 4 beneath the mask provided by gate 10, remains undoped during this process. The dopant may comprise P ions to achieve a dopant concentration of 3E12-3E13 atoms per cm^{-2} .

Referring to Figure 3C, a thin metallic layer 19 of e.g. Cr is deposited 10 over the upper surface of the device by a standard non-conformal technique such as sputtering, to a thickness of 50-150nm. The thickness of the layer 19 is substantially less than the thickness t of the gate region 10 and so the sputtering process need not over-heat the substrate 1 and damage it.

Referring to Figure 3D a conformal layer 20 of n^+ Si for example is 15 deposited to a thickness typically of $0.5\mu\text{m} - 1.0\mu\text{m}$ by sputtering or PECVD and is then subject to an anisotropic or planar etch e.g. Reactive Ion Etching (RIE) so as to provide the electrically insulating fillets 17.

Thereafter, the metallic layer 19 is etched to remove regions of metal 20 that are not covered by the fillets 17. The resulting configuration shown in Figure 3F. A suitable wet etchant for the thin Cr layer 19 is an aqueous mixture of ammonium hexa-nitrato-cerate(IV) and nitric acid. However, other metals or alloys may be used for the layer 19, which may be more suitably etched by other wet or dry enchants, as will be evident to those skilled in the art. The etching process results in electrically conductive spacer regions 13, 14 being disposed on opposite sides of the gate electrode 10, with regions 13a, 25 14a extending along the upward side edges 15, 16 of the gate region 10, and regions 13b, 14b extending along the surface regions 21, 22 of the oxide layer 9.

The spacer regions 13, 14 together with fillets 17 are used as a mask 30 during implantation of the heavily doped source and drain regions 5, 6. To this end, P ions are directed to the substrate in the direction of arrows X in order to become implanted in the layer 4 so as to form the source and drain regions 5,

6. The regions 12a, 12b that were previously lightly doped are masked by the spacer regions 13, 14 and the fillets 17. Thus, a GOLDD configuration is achieved. The conductive regions 13, 14 are in electrical contact with the gate region 10 so as to extend the lateral extent of the gate; the regions 13, 14 form 5 part of the gate and overlap the LDD regions 12a, 12b.

Thereafter, as shown in Figure 3G, a silicon dioxide passivation layer 18 is deposited, for example to a thickness of 300nm by PECVD. Thereafter, the metallic source and drain contacts 7, 8 (shown in Figure 2) are deposited by conventional patterning and deposition techniques so as to allow external 10 electrical connection to the heavily doped source and drain regions 5, 6.

With conventional TFTs hot carrier instability can occur at drain bias >10V, while TFTs according to the invention can be stable up to 20V.

An advantage of fabrication techniques described herein is that they made use standard deposition techniques readily available in modern TFT 15 production, namely sputter deposition and CVD. Sputter deposition can be used for the metal layer 19 that forms the spacer regions 13, 14 and PECVD deposition can be used for the Si based layer 20 that forms the fillets 17. Thus, the described TFT can be produced by a simple modification of processes already used for the TFT production without the need to introduce more 20 complex deposition techniques.

From reading the present disclosure, other variations and modifications will be apparent to persons skilled in the art. Such variations and modifications may involve equivalent and other features which are already known in the design, manufacture and use of electronic devices comprising TFTs and other 25 semiconductor devices and component parts thereof and which may be used instead of or in addition to features already described herein. Although Claims have been formulated in this Application to particular combinations of features, it should be understood that the scope of the disclosure of the present invention also includes any novel features or any novel combination of features 30 disclosed herein either explicitly or implicitly or any generalisation thereof, whether or not it relates to the same invention as presently claimed in any Claim and whether or not it mitigates any or all of the same technical problems

as does the present invention. The Applicants hereby give notice that new Claims may be formulated to such features and/or combinations of such features during the prosecution of the present Application or of any further Application derived therefrom.

CLAIMS

1. A TFT comprising a polycrystalline silicon channel extending between a source and drain, a gate overlying the channel, and of a thickness to define an upstanding gate side wall, an LDD region, and a spacer overlying the LDD region, wherein the spacer comprises a conductive region that both overlies the LDD region and extends along the upstanding gate side wall.
5
2. A TFT according to claim 1 wherein the conductive region comprises a layer that is thinner than the thickness of the gate and has a first portion overlying the LDD region and a second portion extending along the upstanding side wall of the gate.
10
3. A TFT according to claim 2 wherein the conductive region comprises a layer of conductive material.
15
4. A TFT according to claim 3 wherein the layer is a metallic layer deposited by sputtering.
20
5. A TFT according to claim 3 wherein the layer comprises a doped semiconductor material.
25
6. A TFT according to any one of claims 2 to 5 including a fillet over the first portion of the conductive region.
7. A method of fabricating a polycrystalline silicon channel TFT with a gate overlying the channel, having an upstanding gate side wall, the method comprising the steps of:
 - (a) providing a gate separated from a polycrystalline silicon layer by an insulating layer;
30
 - (b) implanting a dopant into the polycrystalline silicon layer using the gate as a mask;

(c) forming a spacer after step (b) adjacent to the gate that comprises a conductive region which overlies the polycrystalline silicon layer and extends along the gate side wall; and

5 (d) implanting a dopant into the polycrystalline silicon layer using the gate and the spacer as a mask to form a source or drain region, such that the spacer overlies an LDD region in the polycrystalline silicon layer between the source or drain region and the channel.

8. A method according to claim 7 wherein step (c) comprises depositing a 10 layer of conductive material over the polycrystalline silicon layer and the gate, and selectively etching the deposited layer of conductive material to form the spacer with a first portion overlying the polycrystalline silicon layer and a second portion extending along on the side wall of the gate.

15 9. A method according to claim 9 including depositing the layer of conductive material to a thickness which is less than that of the gate.

10. A method according to claim 8 or 9 including depositing the conductive material in a non-conformal layer.

20 11. A method according to any one of claims 8 to 10 including depositing the layer by sputtering.

12. A method according to any one of claims 8 to 11 including depositing 25 said layer as a metallic layer.

13. A method according to claim 8 or 9 wherein the selective etching of the conductive layer is carried out by forming a fillet over the first portion thereof, and selectively etching the layer where not protected by the fillet.

14. A method according to claim 11 including depositing a further layer on said conductive layer, and selectively etching the further layer to form the fillet therefrom.

5 15. A method according to claim 14 including depositing the further layer as a conformal layer.

16. A method according to claim 14 including depositing the further layer as a Si containing layer.

10

17. A method according to any one of claims 13 to 16 including depositing the further layer by CVD,

15

18. A TFT substantially as hereinbefore described with reference to the accompanying drawings

19. A method of fabricating a TFT substantially as hereinbefore described with reference to the accompanying drawings.

20

ABSTRACT

THIN FILM TRANSISTORS AND METHODS OF MANUFACTURE THEREOF

5

A polycrystalline silicon GOLDD TFT with a gate (10) overlying its channel (11) is fabricated by using the gate (10) as a mask during a first dopant implantation step. Spacers (13, 14) are then formed adjacent to the gate (10), which comprise portions of a thin metallic layer (19) which are defined by fillets (17) in an etching process. The spacers and gate are then used as a mask for doping source and drain regions, thereby providing a self-aligned fabrication technique.

10 [Figure 2]

15




Fig. 1




Fig. 2




Fig. 3A




Fig. 3B

3/4




Fig. 3C




Fig. 3D




Fig. 3E

4/4




Fig. 3F




Fig. 3G

PCT Application
IB0304539



**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- BLACK BORDERS**
- IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- FADED TEXT OR DRAWING**
- BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- SKEWED/SLANTED IMAGES**
- COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- GRAY SCALE DOCUMENTS**
- LINES OR MARKS ON ORIGINAL DOCUMENT**
- REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- OTHER:** _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.